Test Resource Partitioning For System On A Chip

Download Test Resource Partitioning For System On A Chip full books in PDF, epub, and Kindle. Read online free Test Resource Partitioning For System On A Chip ebook anywhere anytime directly on your device. Fast Download speed and no annoying ads. We cannot guarantee that every ebooks is available!

Test Resource Partitioning for System-on-a-Chip

Test Resource Partitioning for System-on-a-Chip
Author :
Publisher : Springer Science & Business Media
Total Pages : 234
Release :
ISBN-10 : 9781461511137
ISBN-13 : 1461511135
Rating : 4/5 (135 Downloads)

Book Synopsis Test Resource Partitioning for System-on-a-Chip by : Vikram Iyengar

Download or read book Test Resource Partitioning for System-on-a-Chip written by Vikram Iyengar and published by Springer Science & Business Media. This book was released on 2012-12-06 with total page 234 pages. Available in PDF, EPUB and Kindle. Book excerpt: Test Resource Partitioning for System-on-a-Chip is about test resource partitioning and optimization techniques for plug-and-play system-on-a-chip (SOC) test automation. Plug-and-play refers to the paradigm in which core-to-core interfaces as well as core-to-SOC logic interfaces are standardized, such that cores can be easily plugged into "virtual sockets" on the SOC design, and core tests can be plugged into the SOC during test without substantial effort on the part of the system integrator. The goal of the book is to position test resource partitioning in the context of SOC test automation, as well as to generate interest and motivate research on this important topic. SOC integrated circuits composed of embedded cores are now commonplace. Nevertheless, There remain several roadblocks to rapid and efficient system integration. Test development is seen as a major bottleneck in SOC design, and test challenges are a major contributor to the widening gap between design capability and manufacturing capacity. Testing SOCs is especially challenging in the absence of standardized test structures, test automation tools, and test protocols. Test Resource Partitioning for System-on-a-Chip responds to a pressing need for a structured methodology for SOC test automation. It presents new techniques for the partitioning and optimization of the three major SOC test resources: test hardware, testing time and test data volume. Test Resource Partitioning for System-on-a-Chip paves the way for a powerful integrated framework to automate the test flow for a large number of cores in an SOC in a plug-and-play fashion. The framework presented allows the system integrator to reduce test cost and meet short time-to-market requirements.


Test Resource Partitioning for System-on-a-Chip Related Books