Network On Chip Architectures

Download Network On Chip Architectures full books in PDF, epub, and Kindle. Read online free Network On Chip Architectures ebook anywhere anytime directly on your device. Fast Download speed and no annoying ads. We cannot guarantee that every ebooks is available!

Network-on-Chip Architectures

Network-on-Chip Architectures
Author :
Publisher : Springer Science & Business Media
Total Pages : 237
Release :
ISBN-10 : 9789048130313
ISBN-13 : 904813031X
Rating : 4/5 (31X Downloads)

Book Synopsis Network-on-Chip Architectures by : Chrysostomos Nicopoulos

Download or read book Network-on-Chip Architectures written by Chrysostomos Nicopoulos and published by Springer Science & Business Media. This book was released on 2009-09-18 with total page 237 pages. Available in PDF, EPUB and Kindle. Book excerpt: [2]. The Cell Processor from Sony, Toshiba and IBM (STI) [3], and the Sun UltraSPARC T1 (formerly codenamed Niagara) [4] signal the growing popularity of such systems. Furthermore, Intel’s very recently announced 80-core TeraFLOP chip [5] exemplifies the irreversible march toward many-core systems with tens or even hundreds of processing elements. 1.2 The Dawn of the Communication-Centric Revolution The multi-core thrust has ushered the gradual displacement of the computati- centric design model by a more communication-centric approach [6]. The large, sophisticated monolithic modules are giving way to several smaller, simpler p- cessing elements working in tandem. This trend has led to a surge in the popularity of multi-core systems, which typically manifest themselves in two distinct incarnations: heterogeneous Multi-Processor Systems-on-Chip (MPSoC) and homogeneous Chip Multi-Processors (CMP). The SoC philosophy revolves around the technique of Platform-Based Design (PBD) [7], which advocates the reuse of Intellectual Property (IP) cores in flexible design templates that can be customized accordingly to satisfy the demands of particular implementations. The appeal of such a modular approach lies in the substantially reduced Time-To- Market (TTM) incubation period, which is a direct outcome of lower circuit complexity and reduced design effort. The whole system can now be viewed as a diverse collection of pre-existing IP components integrated on a single die.


Network-on-Chip Architectures Related Books